

FPGA-Based Quantum Circuit Emulation: A Case Study on Quantum Fourier Transform

Y. H. Lee ^{*} M. Khalil-Hani [†] M. N. Marsono [‡]

VeCAD Research Laboratory, Faculty of Electrical Engineering,

Universiti Teknologi Malaysia, 81310 UTM Skudai, Johor Bahru, Malaysia

E-mail: yee.hui@fkegraduate.utm.my^{*}, khalil@fke.utm.my[†], nadzir@fke.utm.my[‡]

Abstract—Hardware emulation based on field programmable gate array (FPGA) platform is vital to harness the power of quantum parallelism. As resource requirement grows exponentially in classical modeling quantum system, an optimum hardware architecture is crucial to emulate practical quantum circuits. Quantum Fourier transform (QFT) finds application in several critical quantum algorithms. In this work, experiments are conducted based on QFT to identify suitable qubit representation and hardware design technique. Experimental results show that 24-bit fixed point representation and serial architecture achieve optimal computation accuracy and resource utilization in QFT circuit emulation.

Index Terms—quantum circuit; hardware emulation; quantum Fourier transform; field-programmable gate array

I. INTRODUCTION

As physical realization of quantum computer is proven to be extremely challenging [1], implementation of viable large-scale quantum computer is still ongoing. Various technologies namely ion trap [2], nuclear magnetic resonance [3], and superconductor [4] are attempted for the construction of quantum computer. Nevertheless, only several successful implementations of small-scale quantum computations have been achieved.

Instead of focusing on the realization of quantum gates, a different approach known as quantum annealing which solves optimization problems by finding the minimum point is used in the 128-qubit D-Wave One and 512-qubit D-Wave Two systems [5]. Yet D-Wave systems are currently too costly to be prevalent and alternatively, a more affordable platform such as field programmable gate array (FPGA) is preferable.

As the strength of quantum computations relies on the parallelism provided by quantum superposition, simulation of quantum algorithms using classical computer with sequential behaviour is inadequate. Since a quantum system grows exponentially with the increasing number of quantum bits (qubits), simulation of a modest size quantum circuit might take hours or up to several days [6]. In order to mimic the parallel nature of quantum operations, hardware emulation based on FPGA platform is vital.

As the key challenge in simulating and emulating quantum computations is the exponential growth of resource utilization, optimum hardware architecture is crucial to realize the emulations of practical quantum circuits. Although precision error due to the limitation of classical platform in expressing qubit

is inevitable, it can be minimized by either applying error correction model or selecting an appropriate qubit representation format [7]. In this work, a study on the efficiencies of different hardware architectures and qubit representations with varying precisions for the purpose of quantum hardware emulation is conducted.

This paper presents a case study of FPGA-based quantum circuit emulation on quantum Fourier transform (QFT). QFT finds application in several critical quantum algorithms such as phase estimation, order finding, integer factorization, discrete logarithm and hidden subgroup problem which offer significant speed-up over the classical approaches [8]. Although classical Fourier transform involves complex computations, its quantum counterpart QFT is straightforward and can be easily mapped into simple quantum circuit. Hence, QFT is suitable to be used as an entry-level case study for quantum circuit emulation.

The rest of the paper is organized as follows. Theoretical background is given in Section II. Section III explains the theory and application of QFT algorithm. Related works are discussed in Section IV. Section V presents the proposed quantum circuit emulator, followed by experimental results and analysis in Section VI. Lastly, conclusion is in Section VII.

II. THEORETICAL BACKGROUND

A. Quantum Bit (Qubit)

A *quantum bit* or a *qubit* is a unit of information describing a two-dimensional quantum system. In quantum world, a qubit can be in superposition of both state $|0\rangle$ and state $|1\rangle$. A two-by-one matrix with complex numbers can be used to represent the state of a qubit:

$$\begin{bmatrix} 0 \\ 1 \end{bmatrix} \begin{bmatrix} c_0 \\ c_1 \end{bmatrix} \quad (1)$$

A generic qubit can be written as in (2) where $|c_0|^2 + |c_1|^2 = 1$. $|c_0|^2$ is to be interpreted as the probability of the qubit to be found in state $|0\rangle$ after measurement whereas $|c_1|^2$ is to be interpreted as the probability of the qubit to be found in state $|1\rangle$. Whenever measurement is performed on a qubit, it automatically collapses to a classical bit.

$$|\psi\rangle = c_0|0\rangle + c_1|1\rangle \quad (2)$$

B. Quantum Circuit Model

Quantum circuit model proposed by [9] is one of the most matured architectures to represent the evolution of a quantum system. Quantum dynamics/transformations are mapped to quantum gate operations which can be represented by unitary matrices. Quantum circuit model for QFT consists of Hadamard gate, controlled phase-shift gate and SWAP gate.

1) *Hadamard Gate*: Hadamard gate, H is one of the most useful single qubit gates which maps computational basis states into superposition of basis states. The operation of Hadamard gate can be expressed in matrix form as shown in (3). Hadamard gate operation results in superposition of basis states with equal probability and enables parallel computations in the later stage [10].

$$H = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix} \quad (3)$$

2) *Controlled Phase-Shift Gate*: Controlled phase-shift gate is a 2-qubit gate which made up of one control qubit and one input qubit. If the control qubit is true, phase-shift operation will be performed on the input qubit, otherwise no operation is executed. Matrix representation of the controlled phase-shift operation is as follow:

$$C_{R_k} = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & e^{\frac{2\pi i}{2^k}} \end{bmatrix} \quad (4)$$

3) *SWAP Gate*: Quantum SWAP gate performs simple operation for switching the amplitudes of a quantum state. The operation of a 2-qubit SWAP gate is shown in (5).

$$SWAP = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \quad (5)$$

C. Tensor Product (Kronecker Product)

Tensor product or Kronecker product is a method to combine one quantum system with another [1]. It is an important process to allow the operation of multi-qubit gates in a quantum system with superposition of basis states. An example of tensor operation is expressed in (6).

$$\begin{bmatrix} a_0 \\ a_1 \end{bmatrix} \otimes \begin{bmatrix} b_0 & b_1 \\ b_2 & b_3 \end{bmatrix} = \begin{bmatrix} a_0 b_0 & a_0 b_1 \\ a_0 b_2 & a_0 b_3 \\ a_1 b_0 & a_1 b_1 \\ a_1 b_2 & a_1 b_3 \end{bmatrix} \quad (6)$$

III. QUANTUM FOURIER TRANSFORM (QFT)

Discrete Fourier transform (DFT) is a linear transformation that can be defined in matrix form as described in (7) where ω is the 2^n -th root of unity i.e. $\omega = e^{\frac{2\pi i}{2^n}}$. Coincidentally, the DFT matrix is a unitary matrix and therefore, can be conveniently mapped to its quantum counterpart as quantum dynamics [10].

$$F = \frac{1}{\sqrt{2^n}} \begin{bmatrix} 1 & 1 & 1 & \dots & 1 \\ 1 & \omega^1 & \omega^2 & \dots & \omega^{2^n-1} \\ 1 & \omega^2 & \omega^4 & \dots & \omega^{2(2^n-1)} \\ \dots & \dots & \dots & \dots & \dots \\ 1 & \omega^{2^n-1} & \omega^{2(2^n-1)} & \dots & \omega^{(2^n-1)(2^n-1)} \end{bmatrix} \quad (7)$$

For Fourier transform in quantum domain, discrete signal samples are encoded as the amplitude sequences of a quantum superposition of basis states [10]. For example in Shor's factoring algorithm [11], QFT is applied to take the superposition outputs from previous process and generate its periodicity. The QFT operation which transforms an arbitrary superposition of basis states is expressed in (8).

$$|\psi\rangle = \frac{1}{\sqrt{2^n}} \sum_{j=0}^{2^n-1} f(j\Delta t) |j\rangle \xrightarrow{QFT} \frac{1}{\sqrt{2^n}} \sum_{k=0}^{2^n-1} \sum_{j=0}^{2^n-1} f(j\Delta t) e^{2\pi i \frac{jk}{2^n}} |k\rangle \quad (8)$$

As requirement for a valid quantum state, $|\psi\rangle$ must be normalized such that $\sum_{j=0}^{2^n-1} |f(j\Delta t)|^2 = 1$. If the signal inputs do not fulfil this requirement naturally, the amplitudes which represent the signal samples have to be divided by the normalization factor, $\sqrt{\sum_{j=0}^{2^n-1} |f(j\Delta t)|^2}$.

With some algebraic manipulations, QFT operation can be derived from (9) to form (10). Based on (10), QFT algorithm can be effectively mapped to the quantum circuit model as depicted in Fig. 1.

$$QFT_{2^n} |j\rangle = \frac{1}{\sqrt{2^n}} \sum_{k=0}^{2^n-1} e^{2\pi i \frac{jk}{2^n}} |k\rangle \quad (9)$$

$$= \frac{1}{\sqrt{2^n}} (|0\rangle + e^{2\pi i 0 \cdot j_n} |1\rangle) (|0\rangle + e^{2\pi i 0 \cdot j_{n-1} j_n} |1\rangle) \dots (|0\rangle + e^{2\pi i 0 \cdot j_1 j_2 \dots j_n} |1\rangle) \quad (10)$$




Fig. 1: QFT circuit model

IV. RELATED WORK

In 2004, a quantum circuit emulator that based on pipeline architecture was proposed by [7]. An expander circuit, a quantum error model, and a probabilistic measurement module are designed as parts of the emulator. The presented hardware emulator is implemented using FPGA and tested on QFT and Grover's search algorithms. Although pipeline design provides high throughput, it consumes as much resources as parallel implementation but with additional pipeline registers. This has highly restricted the size of quantum circuit that can be supported by FPGA-based hardware emulation. Furthermore, the considerations of quantum error and probabilistic computation outputs in hardware emulation have greatly increased the design complexity.

On the other hand, [12] proposes to emulate quantum gates based on their arithmetic operations. Basic quantum gates are categorized into HRC (Hadamard, phase-shift, and controlled phase-shift gates) and XYZC (X, Y, Z and CNOT gates) groups. QFT and several classical logic circuits are used as test cases of their designed emulator. However, the proposed technique is limited by the available quantum gates and can hardly be extended to the emulation of practical quantum circuit.

Similar to [7], [13] emulates QFT circuit based on pipeline design technique. The QFT circuits are constructed using individual quantum gates and case studies of 2-qubit up to 16-qubit QFT are conducted. However, in order to fully utilize the advantage of QFT, the input states should be expanded into superposition of basis states instead of in computational basis state as in [13].

V. QUANTUM CIRCUIT EMULATOR

As defined in (2), a quantum vector state can be represented by two complex floating point numbers for state $|0\rangle$ and state $|1\rangle$, respectively. For emulation purposes, floating point numbers are replaced by fixed point representations (as depicted in Fig. 2) to ensure effective resource utilization. Precision error can be reduced by increasing the number of mantissa bits with trade-off on logic resources.




Fig. 2: Fixed point representation

Efficient hardware architecture for quantum circuit emulation is crucial. By using QFT as case study, the efficiencies of different architectures for FPGA emulation are studied. Fig. 3 illustrates the concurrent design of a 2-qubit QFT. Concurrent technique allows parallelism and effective resource usage. However, it results in high critical path delay (CPD) and low operating frequency.




Fig. 3: Concurrent architecture for 2-qubit QFT

On the other hand, pipeline design (as shown in Fig. 4) is capable of producing high throughput with low CPD by inserting pipeline registers after each stage of unitary transformation. However, exponential number of registers are required for each increasing number of qubit. Quantum systems that can be emulated by pipelined circuit emulator are strictly constrained by the available resources of the targeted FPGA platform. Furthermore, high throughput is not critical for quantum emulation purposes as in most cases only one time evaluation is performed.




Fig. 4: Pipeline architecture for 2-qubit QFT

An alternative hardware design technique is known as serial architecture. Although serial design may require multiple iterations to complete one computation, it opens up the opportunity for resource sharing. Typically, serial architecture is selected if resource utilization is the critical design consideration. By choosing this design approach, resources such as registers and hardware multipliers can be shared while maintaining reasonable CPD.

As classical modeling of quantum system suffers from the issue of huge resource requirement, serial design is exclusively suitable for quantum hardware emulation. Fig. 5 shows the design of a serial 2-qubit QFT circuit that consists of a control unit (CU) and a datapath unit (DU). To the best of our knowledge, this is the first proposal in literature to perform FPGA emulation of quantum hardware based on serial architecture.




Fig. 5: Serial architecture for 2-qubit QFT

VI. RESULTS AND ANALYSIS

A. Experimental Setup

The quantum circuits discussed in this paper are designed using SystemVerilog hardware description language and targeted for Altera Stratix IV EP4SGX530KF43C4 FPGA. The designed QFT circuits are tested using testbench method and verified against the golden reference model in C software. In addition, the functionality of the QFT unitary transformations is compared with its corresponding Fourier transform matrix (as described in (7)) to further confirm the correctness of the QFT emulation model.

For the purpose of identifying an optimum architecture that is suitable for practical quantum circuit emulation, two main experiments are carried out in this work. First is to identify the fixed point representation with tolerable precision error and reasonable resource utilization. Second experiment is performed to investigate the efficiencies of quantum circuit

TABLE I: Resource utilization and precision error of different fixed point representations for concurrent QFT circuits

	Total Bit (1 Sign bit; 1 Decimal Bit; N Mantissa Bit)											
	2-qubit QFT						5-qubit QFT					
	16	18	20	22	24	26	16	18	20	22	24	26
Combinational ALUTs	288	322	356	390	424	458	16448	39824	81504	96128	106384	128080
Dedicated Logic Registers	256	288	320	352	384	416	2048	2304	2560	2816	3072	3328
DSP Block 18-bit Element	32	64	64	64	64	64	736	1024	1024	1024	1024	1024
Precision Error (%)	0.012	0.005	0.001	0.000	0.000	0.000	0.383	0.089	0.030	0.007	0.003	0.001




Fig. 6: Resource utilization and operating frequency of QFT circuit emulations (24-bit fixed point representation) based on different hardware architectures

emulations (based on QFT case study) using concurrent, pipeline and serial hardware design techniques.

B. Result and Analysis

In comparison with concurrent and pipeline designs, it can be observed from Fig. 6 that serial design achieves balance on both resource utilization and operating frequency. The use of dedicated logic registers in serial architecture is lessened notably yet reasonable operating frequency is maintained. The usage of DSP blocks and logic elements can be further reduced by reusing the hardware resources in serial design.

Experimental results in Table I show that 16-bit fixed point representation incurs significant precision error for both 2-qubit and 5-qubit QFT emulations. By expanding the number of mantissa bits up to 22-bit (24 total bits), precision error of the 2-qubit QFT is successfully being brought down to zero. In term of resource utilization, increment in the number of bits causes gradual growth in resource utilization. Based on the conducted experiments, it can be concluded that 24-bit fixed point representation provides sufficient computation accuracy for both 2-qubit and 5-qubit QFT emulations.

VII. CONCLUSIONS AND FUTURE WORK

Optimum hardware architecture is critical to enable hardware emulation of practical quantum applications. QFT is presented in this paper as a case study to evaluate the efficiencies of different qubit representations and hardware architectures. Based on the experimental results, 24-bit fixed point representation and serial architecture achieve optimal computation accuracy and resource utilization in QFT circuit emulation. As future work, the presented quantum circuit emulator will be further tested on the emulation of real-world quantum applications such as quantum computational intelligence.

ACKNOWLEDGEMENT

This work is supported by the Ministry of Higher Education (MOHE) and Universiti Teknologi Malaysia (UTM) under Fundamental Research Grant Scheme (FRGS) Vote No. 4F327.

REFERENCES

- [1] N. S. Yanofsky and M. A. Mannucci, *Quantum computing for computer scientists*. Cambridge University Press Cambridge, 2008, vol. 20.
- [2] C. Monroe, D. Meekhof, B. King, W. Itano, and D. Wineland, "Demonstration of a fundamental quantum logic gate," *Physical Review Letters*, vol. 75, no. 25, p. 4714, 1995.
- [3] N. A. Gershenfeld and I. L. Chuang, "Bulk spin-resonance quantum computation," *science*, vol. 275, no. 5298, pp. 350–356, 1997.
- [4] J. Mooij, T. Orlando, L. Levitov, L. Tian, C. H. Van der Wal, and S. Lloyd, "Josephson persistent-current qubit," *Science*, vol. 285, no. 5430, pp. 1036–1039, 1999.
- [5] M. H. Amin, N. G. Dickson, and P. Smith, "Adiabatic quantum optimization with qubits," *Quantum information processing*, vol. 12, no. 4, pp. 1819–1829, 2013.
- [6] M. A. Perkowski, "Multiple-valued quantum circuits and research challenges for logic design and computational intelligence communities," *IEEE Connections*, vol. 3, no. 4, pp. 6–12, 2005.
- [7] A. U. Khalid, Z. Zilic, and K. Radecka, "FPGA emulation of quantum circuits," in *IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2004*. IEEE, 2004, pp. 310–315.
- [8] M. A. Nielsen and I. L. Chuang, *Quantum computation and quantum information*. Cambridge university press, 2010.
- [9] A. Barenco, D. Deutsch, A. Ekert, and R. Jozsa, "Conditional quantum dynamics and logic gates," *Physical Review Letters*, vol. 74, no. 20, p. 4083, 1995.
- [10] C. P. Williams and S. H. Clearwater, *Explorations in quantum computing*. Springer, 1998.
- [11] P. W. Shor, "Algorithms for quantum computation: discrete logarithms and factoring," in *35th Annual Symposium on Foundations of Computer Science, 1994 Proceedings*. IEEE, 1994, pp. 124–134.
- [12] M. Aminian, M. Saeedi, M. S. Zamani, and M. Sedighi, "FPGA-based circuit model emulation of quantum algorithms," in *IEEE Computer Society Annual Symposium on VLSI. ISVLSI'08*. IEEE, 2008, pp. 399–404.
- [13] J. F. Rivera-Miranda, A. Caicedo-Beltrán, J. D. Valencia-Payán, J. M. Espinosa-Duran, and J. Velasco-Medina, "Hardware emulation of quantum fourier transform," in *IEEE Second Latin American Symposium on Circuits and Systems (LASCAS), 2011*. IEEE, 2011, pp. 1–4.